Abstract: This brief presents a high gain frequency multiplier chain in 65-nm CMOS technology. The frequency doubler transistor interconnection layout is carefully designed to minimize the parasitic ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback