The JK flip-flop augments the behavior of the SR flip-flop (J = Set, K = Reset) by interpreting the J = K = 1 condition as a “flip” or toggle command. In my previous column, we introduced latches and ...
In this column, we take a closer look as to how timing and delays affect our logic circuits. As part of this, we start to consider the timing diagrams presented in data sheets. As I was writing my ...
There are a few words in the electrical engineering lexicon that will perk any hardware hacker’s ears. The first of course is “Nixie tubes” with their warm cold war era ambiance and nostalgia inducing ...
This is an oldie, but oh, man is this ever good. It’s a Nixie clock made without a microcontroller. In fact, there aren’t any logic chips in this circuit, either. As far as we can tell, the logic in ...
Euroquartz is offering high speed current steering logic (HCSL) versions of its ultra-low phase jitter EQJF clock oscillator range. HCSL outputs deliver a less “noisy” solution compared with static ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results